Abstract-
I. INTRODUCTION
Functional test is commonly used in industry to target defects that are not detected by structural test [1] [2] . An advantage of functional test is that it can be used to evaluate functional mode power consumption, signal integrity, etc., since it is performed in normal functional mode. In contrast, structural test is accompanied by additional power consumption and di/dt problems. It may also lead to test escapes due to clock stretching [3] . Although structural test suffers from the above disadvantages, a major advantage of structural test is that it is applied in a controllable and deterministic manner, i.e., its clocks and signal values in each clock cycle is determined and repeatable in multiple runs with the same test. On the other hand, functional test is non-repeatable; the clock signal and signal values may show appreciable shifts in multiple runs for the same test. Therefore, it is hard to identify the exact time when a functional test fails in native (mission) mode and thus it is hard to diagnose functional failures.
A board may fail structural test or functional test, or both. Various diagnosis techniques [4] [5] [6] have been developed to find the root cause for chip-level failures. However, test and diagnosis are more complex at board-level when functional test is applied. Also, external memory, noise, power-supply variations, and clock skew on a board test aggravate the problem of board-level functional failure diagnosis [7] .
Moreover, in many cases in practice, a board does not fail until functional test is performed. A common scenario in industry is "No Trouble Found" (NTF) due to functional failures. The problem here is that a component on a board fails board-level functional test, but it passes Automatic Test Equipment (ATE) test when it is returned to the component supplier for warranty replacement or service repair. Board manufacturers are especially concerned about the complexity of such diagnosis problems. It is therefore no longer sufficient to simply use boundary scan testing to localize faulty ASICs on a board.
Little work has been published in the literature on techniques that can help to locate the root cause of a board-level functional failure to a faulty wire/gate inside the component. This is necessary because additional test patterns can be generated once we have located the root cause to a faulty wire/gate. These additional test patterns can be ported to automatic-testequipment (ATE) at the supplier side for screening defective parts at an earlier stage, thus reducing defective-parts-permillion (DPPM) and product cost.
The trace buffer technique [8] [9] and freezing/dump technique [10] [11] [12] [13] used in silicon debug are useful for localizing a board-level functional failure. However, trace buffers can only provide real-time at-speed observation for a few signals across a limited number of clock cycles. In the freezing/dump technique reported by Intel [10] , use is made of the fact that microprocessors and SOCs have the ability to stop the execution of normal functional mode and freeze internal clocks. However, this method is only effective for synchronous designs and it is not applicable to multiple clock domains driven by different PLLs, which is common in modern boards and systems. The freezing/dump feature is also implemented in Sun's microprocessors [11] [12] [13] . A drawback with this approach is that the internal clock used during normal functional operation is non-deterministic and non-repeatable, which makes it difficult to identify the exact failing moment and debug/diagnose functional failures.
The debug and diagnosis of functional failures based on the trace buffer and freezing/dump techniques described above all rely on a given functional test. Such an approach is laborintensive due to the lack of automated and efficient diagnostic tools. Furthermore, even if the root cause has been found based on the given functional test, it is hard to recover and port the functional test into an ATE test program. To tackle these problems, a promising approach is to reproduce and detect functional failures using deterministic (i.e., repeatable) test. In this way, we can translate a board-level functional failure into a structural failure. The subsequent diagnosis procedure can be easily performed based on the structural failure because it is deterministic and repeatable. Furthermore, we can derive appropriate tests that can be ported to the ATE.
In this paper, we propose a new technique, which we call , to bridge the gap between functional test and structural test. This technique can provide test conditions close to functional test in a controlled and repeatable manner. We also propose a new framework based on this technique to reproduce and detect the board-level functional failure using The remainder of this paper is organized as follows. Section II describes the motivation for this research with the problems being tackled in this paper. Section III introduces the hardware implementation of the proposed functional scan design and defines functional scan test. Section IV introduces some key definitions. Section V presents the proposed reproduction and detection procedure. The design of experiments and experimental results are reported in Section VI. Section VII concludes the paper.
II. MOTIVATION AND PROBLEM STATEMENT We use Figure 1 as For example, suppose a fault occurs when a circuit traverses state 1 in functional test mode. It is possible that this failure will also be detected by deterministic test if 1 belongs to the deterministic-test state space. Furthermore, let 1 be the state 1101 and¯1 be another state 1100. Since the Hamming distance between these two states is small, there is high likelihood that the fault will be detected in deterministic test if¯1 belongs to the deterministic-test state space.
In this paper, we focus on solving two problems. The first problem is stated as follows: Given: A board design including several components; Goal: Add DFT hardware to each component of the board, such that we can
• provide controlled and deterministic internal clocks;
• lock the circuit state of a component when a functional test fails. The locking can include multiple states before the test fails. The states are determined by the flip-flops in each component; • dump the desired circuit state;
• recover to a desired circuit state. The second problem can be stated as follows. Given: We are given the following:
• a board design with each component having the characteristics described in the first problem; • the components of the board pass all structural tests;
• the board fails when a functional test is applied;
• there is a golden board available that passes the target functional test; • the root cause of the functional failure has been located to a specific faulty component. Goal: Reproduce and detect the functional failure in a controlled deterministic environment and obtain the final test that can be returned to the supplier side and ported to ATE.
III. PROPOSED FUNCTIONAL SCAN DESIGN AND FUNCTIONAL SCAN TEST

A. Functional scan design
To address the first problem, we add functional scan design to each component of the target board. The hardware implementation of functional scan design includes four parts: clock controller, circuit state load and unload, memory contents load and unload, and pseudorandom bit sequence (PRBS) generator. Fig. 2 shows an example of functional scan design for a ASIC, namely ASIC1. 
6A-3 1) Clock controller:
The clock controller is a key module that is needed to support the locking and recovering of a component's circuit state when board-level functional failure occurs. It allows us to start counting and stop the clock at predetermined times. The On/Off of clock pulses is controlled by user-defined trigger signals (such as hardware interrupt or ECC failure) and a programmable counter. For multiple clock domain designs, the clock controller provides the flexibility to adjust clock phase and the latency relationship to mimic the relationship between clocks in functional test. Consider Fig.  2 as an example. Given the reference clock , the PLL unit generates free running PLL clocks . The signal indicates whether the system is in functional scan mode. The signal is used to indicate the beginning of propagating clock pulses of to the output clocks . In functional scan mode, once is asserted, the counter inside the clock controller begins to count. After it has counted for a desired number of clock cycles, the clock controller stops propagating clock pulses of to and the output is asserted. (Note that may consist millions of clock cycles thus the power/noise condition of functional scan mode is quite close to that of functional mode.) Since all the clocks to the Core Logic unit will be stopped and there will be no pulses on them when is asserted, we can easily lock the circuit state for dumping.
2) Circuit state load and unload: This hardware provides the capability to load and unload the circuit state using scan chains. When a board fails in functional test, we use the unload feature to dump the locked functional circuit state of the faulty component. Next we use the load feature to recover the functional circuit state of the component in a controlled deterministic environment. Moreover, the unload feature can also be used to lock and dump the circuit states in the controlled deterministic environment. In Fig. 2 , there is a JTAG interface for the circuit state load and unload unit. Under the control of the signal to indicate a beginning of load procedure, which comes from the JATG interface, and the control of the signal , the circuit state load/unload unit generates the scan enable signal and feeds it to the Core Logic. When the signal is asserted, the Core Logic begins to load or unload the circuit state through the scan chain ports or .
3) PRBS generator:
A PRBS is a statistically random bit sequence. It is usually generated using a linear-feedbackshift-register (LFSR). A PRBS is useful for mimicking the random nature of defects due to the package, data I/O, and the power/noise variation. Here we use a PRBS generator to generate the pseudorandom patterns for the inputs of the faulty component for use in diagnosis. In Fig. 2 , the outputs of PRBS generator and the normal functional data are selected to feed the primary inputs (PIs) of the Core Logic unit through a MUX, which is controlled by . When it is 1, the values for PRBS generator are passed to of the Core Logic.
B. Functional scan test
Based on the functional scan design, we now define a new type of test, namely functional scan test. It is defined to be a test that involves the following procedure: 1) The board enters functional scan mode. 2) We bring the target component to an initial state that is close to a functional state using the load capability. (The "closeness" metric is quantified in Section IV.) Ideally, the initial state is a functional state. However, it is hard to lock and recover to an exact functional state due to the existence of memories. 3) Vary PIs and internal flip-flops values of the target component and run desired capture cycles, where the capture clock is from the customized clock controller. In this paper, we only vary values of PIs. 4) Dump and observe the circuit state and primary outputs (POs) of the target component using the unload capability. Figure 3 shows an example of clock timing for a functional scan test. The signals 1 and 2 are free running clocks from the PLL. The signal is the slow clock from JTAG. The clocks 1 and 2 are fed to internal cells. In functional scan program mode, we configure the appropriate parameters for the faulty component of the board, such as the number of capture clock cycles, which clock domains to enable, and so on. Next, the signal is asserted and the board enters functional scan load mode. In this mode, the target component is brought to the desired initial state. Next, the signal is asserted and the board enters functional scan capture mode. In this mode, we vary PIs and internal flip-flops values and run a desired number of capture cycles. Finally, the signal is de-asserted and the board enters functional scan unload mode. In this mode, the values of the circuit state and POs are dumped and observed. In the functional scan program mode and functional scan capture mode, clocks to internal cells 1 and 2 come from the PLL clocks. In the functional scan load and unload mode, 1 and 2 come from the slow clock . Note that the capture procedure of functional scan mode may consist of millions of cycles and the capture clocks are similar to that of normal functional mode. 
Degree of similarity between two state sequences: Given two state sequences of depth :
.. →¯, their degree of similarity is defined as
For a given functional test, we can obtain the set of functional states, the set of functional state transitions, and the set of functional state sequences of depth for any given . 
Our premise is that if we can obtain high , high , and high for a large value of , the functional scan state space can mimic the functional state space well. This implies that the functional scan test adequately reproduces the functional failures.
V. METHODOLOGY FLOW
In this section, we describe how functional scan test is used to reproduce and detect functional failures. Three major steps are included in the proposed flow:
Step 1: Divide the functional test into stages and find the first failing stage. A functional test sequence may contains millions of clock cycles. We first partition the given functional test sequence into several stages according to its functionality. At the end of each stage, we check the values of related control and status registers (CSRs). In this way, we can easily identify the first failing stage for the given functional test.
Step 2: Obtain the initial cycle and dump initial state in functional test. We first define the following terms. Faulty cycle: Suppose a failing stage contains cycles 1 ,...
. Suppose at the strobe point of ( = 1, 2, ... ), the good board and faulty board have different values on observation points (CSRs or scan flip-flops or POs). Then we refer to as a faulty cycle. -cycle fault: If cycles are needed to activate a fault and capture the fault effect, the fault is referred to as a -cycle fault. Initial cycle and initial state: Suppose is a faulty cycle in a functional test. The initial cycle of is , where equals − for a -cycle fault. The circuit state corresponding to the initial cycle is defined as the initial state.
It is hard to apply functional vectors on the ATE due to the following reasons: 1) High cost of functional vector translation/transformation; 2) Strict timing constraints on ASIC boundary signals are required, which requires a high-capacity tester. Therefore, we propose to use functional scan test to reproduce the failure. In order to do so, we first use binary 6A-3 search to find a narrowed-down faulty cycle in functional test for the first failing stage. Then we find the initial cycle corresponding to this faulty cycle. Next, we dump the circuit state of the initial cycle from the good board. This dumped state will be used in the next step to reproduce the functional failures.
Step 3: Reproduce and detect functional failures in functional scan test. We next reproduce and detect the functional failure in functional scan test starting from the initial state (dumped state in Step 2). By running functional scan test with varying PI values and applying appropriate functional constraints (extracted according to the given functional test and the specification of the design) for a desired number of clock cycles, we can check whether the functional failure is reproduced in functional scan test. Details about the strategy of varying PI and extraction of functional constraints can be found in [15] .
VI. EXPERIMENTAL RESULTS
To evaluate the proposed method, we performed experiments on an industry design (called in this paper). The industry design is a multi-port Ethernet network interface to the HULC stacking system. It has been implemented in 65 nm technology. In the final gate-level netlist, there are about 176K flip-flops and 4M gates. A test board has been built by putting two instances of together. The functional test for comes from the design-verification suites, provided by its developers.
Our first goal is to show that with proper functional constraints, functional scan test can adequately mimic the functional state space, measured by , , and . Recall that this is the theoretical basis for using functional scan test to reproduce and detect functional failures. Our second goal is to show that the proposed flow can efficiently reproduce and detect functional failures by using functional scan test. Thus it can be used to return the narrowed-down test to the supplier for ATE use.
A. Experimental setup
All experiments were performed on a 64-bit Linux server with 4 GB memory. Synopsys Verilog Compiler (VCS) was used to run Verilog simulation. All other programs were implemented using C++ and Perl scripts.
B. Mimicking of functional state space 1) Substate group partition:
It is impractical to consider the complete state space of a board or even the complete state space of a component due to design complexity. Furthermore, sometimes it is unnecessary and meaningless to consider all the states. In this paper, we determine the substate groups at register transfer (RT)-level by considering the functionality of the design. Our key idea is to place registers that share common conditions for assignment operations in one substate group.
2) Simulation results: First, we partition the state space into several substate groups. Next, for each substate group, we record the number of unique functional states, state transitions, and state sequences traversed by the given functional test. Then, we apply functional scan test and calculate thecoverage for functional states, state transitions, and state Figure 4 we can see that 55% substate groups traverse 1-9 unique functional states under the given functional test. These figures also show that most of the substate groups traverse only a small number of unique functional states, unique functional state transitions and unique functional state sequences of depth 3. For example, although the given functional test includes 29, 317 clock cycles, Figure  4 shows that only 2% substate groups traverse 1, 000 or more unique functional states. 81% when is set to 0.85. This is because higher means we need more similarity between a functional state and a functional scan state, an objective that is more difficult to achieve; thus we get a lower value for -coverage. Therefore, a balance is needed between the values of and thecoverage. This table also shows that by applying appropriate functional constraints during functional scan test, we can increase values for the -coverage metrics for the same value of . We observe that by applying functional constraints during functional scan test, we obtain reasonably high values for -coverage metrics with high . The above results indicate that the functional state space can be mimicked well, thus it is possible to use functional scan test (with proper functional constraints) to reproduce and detect functional failures for .
C. Reproducing and detecting functional failures
In this section, we use the flow in Section V to reproduce and detect functional failures in functional scan test. In the reproduction and detection procedure, for , we divide the functional test into 3 stages. Then we find the first failing stage. Next, we obtain the initial cycle and dump the initial state in functional test. We start from the initial state and apply functional scan test (values of PIs come from the PRBS generator and the extracted functional constraints). Finally, we check whether the functional failure is reproduced and detected in functional scan test.
We first artificially create several faulty boards. Each faulty board is obtained by injecting one stuck-at, dominant bridging, or crosstalk fault on a fault-free board. Crosstalk usually results from capacitive coupling between wires [16] . We randomly generate aggressor/victim pairs in this paper. When the aggressor and victim nets fall or rise simultaneously and in opposite directions, a delay is injected to the falling or rising of the victim net. failures. We find that for , functional scan test can detect most of the functional failures due to all three types of injected faults. In particular, all the 100 functional failures each due to stuck-at fault and bridging fault can be detected using functional scan test.
VII. CONCLUSIONS
We have proposed a DFT technique for analyzing boardlevel functional failures. We also presented a new method for using functional scan test to reproduce and detect board-level functional failures. The DFT technique and the associated reproducing and detection flow allow us to reproduce and detect functional failures in a controlled deterministic environment, following which we can diagnose the root cause of a boardlevel functional failures to obtain tests that can be ported to ATE for defect screening. Experiments for an industry design first show that functional scan test with appropriate functional constraints can mimic the functional state space adequately, thus it is feasible to use functional scan test to reproduce and detect functional failures. Experiments also show that most functional failures due to stuck-at, bridging and crosstalk faults can be detected using functional scan test with appropriate functional constraints.
